Vertical MoS$_2$ double layer memristor with electrochemical metallization as an atomic-scale synapse with switching thresholds approaching 100 mV

Renjing Xu, Houk Jang, Min-Hyun Lee, Dovran Amanov, Yeonchoo Cho, Haeryong Kim, Seongjun Park, Hyeon-Jin Shin, and Donhee Ham

Nano Lett., Just Accepted Manuscript • DOI: 10.1021/acs.nanolett.8b05140 • Publication Date (Web): 21 Mar 2019

"Just Accepted" manuscripts have been peer-reviewed and accepted for publication. They are posted online prior to technical editing, formatting for publication and author proofing. The American Chemical Society provides "Just Accepted" as a service to the research community to expedite the dissemination of scientific material as soon as possible after acceptance. "Just Accepted" manuscripts appear in full in PDF format accompanied by an HTML abstract. "Just Accepted" manuscripts have been fully peer reviewed, but should not be considered the official version of record. They are citable by the Digital Object Identifier (DOI®). "Just Accepted" is an optional service offered to authors. Therefore, the "Just Accepted" Web site may not include all articles that will be published in the journal. After a manuscript is technically edited and formatted, it will be removed from the "Just Accepted" Web site and published as an ASAP article. Note that technical editing may introduce minor changes to the manuscript text and/or graphics which could affect content, and all legal disclaimers and ethical guidelines that apply to the journal pertain. ACS cannot be held responsible for errors or consequences arising from the use of information contained in these “Just Accepted” manuscripts.
Vertical MoS₂ double layer memristor with electrochemical metallization as an atomic-scale synapse with switching thresholds approaching 100 mV

Renjing Xu¹,⁵, Houk Jang¹,⁵, Min-Hyun Lee², Dovran Amanov¹, Yeonchoo Cho², Haeryong Kim², Seongjun Park², Hyeon-jin Shin²,*, and Donhee Ham¹,*

¹School of Engineering and Applied Sciences, Harvard University, Cambridge, MA 02138, USA.
²Samsung Advanced Institute of Technology, Samsung Electronics, South Korea.

⁵Renjing Xu and Houk Jang have equally contributed to this work.

* Corresponding authors: donhee@seas.harvard.edu and hyeonjin.shin@samsung.com
Abstract: Atomically thin two-dimensional (2D) materials—such as transition metal dichalcogenide (TMD) monolayers and hexagonal boron nitride (hBN)—and their van der Waals layered preparations, have been actively researched to build electronic devices such as field effect transistors, junction diodes, tunneling devices, and more recently, memristors. 2D material memristors built in lateral form, with horizontal placement of electrodes and the 2D material layers, have provided an intriguing window into the motions of ions along the atomically thin layers. On the other hand, 2D material memristors built in vertical form with top and bottom electrodes sandwiching 2D material layers may provide opportunities to explore the extreme of the memristive performance with the atomic-scale inter-electrode distance. In particular, they may help push the switching voltages to a lower limit, which is an important pursuit in the memristors research in general, given their roles in neuromorphic computing. In fact, recently Akinwande et al. performed a pioneering work to demonstrate a vertical memristor that sandwiches a single MoS\(_2\) monolayer between two inert Au electrodes, but it could neither attain switching voltages below 1 V nor control the switching polarity, obtaining both unipolar and bipolar switching devices. Here we report a vertical memristor that sandwiches two MoS\(_2\) monolayers between an active Cu top electrode and an inert Au bottom electrode. Cu ions diffuse through the MoS\(_2\) double layers to form atomic-scale filaments. The atomic-scale thickness, combined with the electrochemical metallization, lowers switching voltages down to 0.1 ~ 0.2 V, on a par with the state of the art. Furthermore, our memristor achieves consistent bipolar and analog switching, and thus exhibits the synapse-like learning behavior such as the spike-timing dependent plasticity (STDP), the very first STDP demonstration among all 2D material based vertical memristors. The demonstrated STDP with low switching voltages is promising not only for low power neuromorphic computing, but also from the point of view that the voltage range approaches the biological action potentials, opening up a possibility for direct interfacing with the mammalian neuronal networks.

Keywords: memristor, resistive memory, analog neural network, neuromorphic computing, two-dimensional materials, transition metal dichalcogenide, spike-timing dependent plasticity.
Two-dimensional (2D) crystals—such as transition metal dichalcogenide (TMD) monolayers and hexagonal boron nitride (hBN)—and their van der Waals layered preparations have been an active pursuit of basic and applied research. With electronics being one of their key target application areas, the 2D materials have been used to build a variety of electronic devices such as field-effect transistors (FETs)\textsuperscript{1, 2}, junction diodes\textsuperscript{3, 4}, tunneling devices\textsuperscript{5, 6}, and relatively more recently, memristors\textsuperscript{7-19}, the two-terminal nonvolatile resistive memory. These memristors have harnessed the unique 2D material properties to hit a number of intriguing performance milestones, e.g.: fJ dissipation per resistive switching with sub-pA current\textsuperscript{8}; GHz operation\textsuperscript{7}; or operation up to 340 °C\textsuperscript{9}. At the system level, the 2D material memristors as memory elements may be integrated with 2D material FETs to perform complex electronic functions. In particular, they can be used as artificial synapses to build analog neural networks and neuromorphic circuits in the 2D material platform.

2D material memristors have been implemented in both lateral and vertical forms. In the lateral form, TMD layers—such as MoS\textsubscript{2} layers—are arranged horizontally with two terminal electrodes\textsuperscript{10-12}. These lateral structures have opened up an intriguing window to study the motions of ions such as sulfur vacancies along the TMD layers as a mechanism underlying the memristive effect. However, the distance between the two lateral electrodes flanking the TMD layers has thus far been on the order of micrometers, resulting in relatively large switching voltages (20 ~ 100 V). In contrast, the vertical structures\textsuperscript{8, 13-18} sandwich 2D material layers—such as MoS\textsubscript{2}, MoS\textsubscript{2}/MoO\textsubscript{x}, and hBN—between top and bottom electrodes, substantially reducing the inter-electrode distance just across the 2D material layers. This vertical distance in the range of tens of nanometers\textsuperscript{16-18, 20-22} has achieved substantially lower switching voltages (1 ~ 10 V), and the vertical distance down to a few nanometers\textsuperscript{8, 13-15} has further driven down the switching voltages below 1 V.

It would be valuable, therefore, to go to the extreme and to build a vertical memristor with one or two TMD monolayers to study whether such atomically thin layers could still serve as a memristive medium and if so, what the limit of the memristive performance would be. In particular, such atomic-scale inter-electrode distance may help push the switching voltages to a lower limit, which is one of the critical pursuits in the research of memristors in general, given their roles as artificial synapses in neuromorphic computing. In fact, the work in Refs. 7 and 19 pioneered such a vertical structure with a single MoS\textsubscript{2} monolayer sandwiched between two Au electrodes, where a memristive behavior was indeed observed. However, this work reported both bipolar and unipolar devices without being able to control the resistive switching polarity. Also the switching voltage was not below 1 V—which is even larger than the vertical memristors employing several 2D layers\textsuperscript{8, 13-15}—indicating that factors other than atomic thickness may be affecting the switching voltages in
this particular implementation.

Here, we further explore vertical 2D material memristors with atomic scale thickness, reporting a MoS$_2$ double layer memristor sandwiched by a top Cu electrode and a bottom Au electrode (Fig. 1a). Our Cu/MoS$_2$/double layer/Au structure differs from the Au/MoS$_2$/monolayer/Au structure of Refs. 7 and 19 in two ways. First, we use two MoS$_2$ monolayers (in our particular implementation, a single MoS$_2$ monolayer does not produce a reliable memristive effect, as discussed later). Second, we use active Cu as the top electrode while the bottom electrode is still inert Au. Cu ions diffuse through the MoS$_2$ double layers to form atomic-scale filaments. Our memristor is thus an electrochemical metallization memory (ECM), whereas the memristor of Refs. 7 and 19 is likely to be a valance change memory (VCM) where sulfur vacancies move to form conductive channels. Our structure achieves switching voltages of 0.1 ~ 0.2 V, which is substantially lower than ~1 V of Refs. 7 and 19; this is because Cu has lower migration barrier and diffusion activation energy in MoS$_2$ than sulfur vacancies$^{23, 24, 25}$. Such low switching voltages of our structure—enabled by the combination of the atomic scale thickness and electrochemical metallization—is important, especially for neuromorphic computing, which strives to operate with a power far lower than digital computing. Furthermore, our asymmetric structure consistently exhibits bipolar switching (16 out of 16 tested devices) and it also assumes more than two resistive states. The combination of these two traits—bipolar and analog—leads to the synapse-like learning behavior, such as the spike-timing dependent plasticity (STDP): this is the first demonstration of STDP among all vertical memristor work involving 2D materials. Not only is the STDP with low switching voltages important for neuromorphic computing, but it also can open up new directions of directly interfacing with the mammalian neuronal networks, as the switching voltages approach the action potentials of biological neurons.

The bottom electrode (35 nm Au and 5 nm Cr) is patterned on SiO$_2$/Si substrate via standard photolithography. Large-area MoS$_2$ monolayers synthesized by metal-organic chemical vapor deposition (MOCVD) (see Supplementary Fig. 1 for the Raman and photoluminescence characterizations) are then transferred layer by layer through a vacuum stack process onto the bottom Au electrode to form a precisely double-layer stack$^{26}$. The top electrode (35 nm Cu) is then defined on top of the double-layer MoS$_2$. The crossbar area of the memristor is $2 \times 2 \ \mu$m$^2$ (Fig. 1a).

This MoS$_2$ double layer between the Cu and Au electrodes unequivocally exhibits bipolar resistive switching and nonvolatility (Figs. 1b-d). The DC current-voltage ($I$-$V$) curve (Fig. 1b), obtained with a voltage sweep range of -0.3 V to 0.3 V and a sweep rate of 0.15 V/s (sweep step: 3 mV, duration for each step: 20 ms), shows bipolar resistive switching with the set and reset
voltages of ~0.25 V and ~0.15 V. As mentioned earlier, these low switching voltages are attributed to the atomic scale thickness of the memristive media and the low energy barrier for Cu ions to diffuse through the MoS$_2$ double layer$^{23}$. When we repeated the $I$-$V$ sweep several times within the same voltage polarity, we could not set and reset the device (Supplementary Fig. 2; see also Fig. 3b), which confirms that our device is a bipolar resistive switch. The $I$-$V$ curve in Fig. 1b (and also see Fig. 2c and Fig. 3b) also shows that the device, on either voltage polarity, can assume a range of resistance values between the high resistance state (HRS) and the low resistance state (LRS) values, demonstrating that the device is not only bipolar but also analog. This point will be discussed further later. Over 20 cycles of the $I$-$V$ sweeps, the device rather stably maintained the HRS and LRS resistance values (Fig. 1c). The device could retain a given resistance state at least for ~5 hours at room temperature (Fig. 1d).

While the majority of these double-layer MoS$_2$ memristors are free of the forming process (Supplementary Fig. 3), we can use a double-layer MoS$_2$ memristor that exhibits the forming to provide a further insight into the transport mechanism. The $I$-$V$ curves of the example device measured for the pristine state (before the forming occurs) as well as for the HRS and LRS (after the forming) are juxtaposed in Fig. 1e in the logarithmic scale. In the pristine state, the $I$-$V$ curve shows a slope of ~1 for the voltage up to 0.3 V with an extracted resistance of ~16.6 k$\Omega$. The conduction mechanism here is quantum tunneling$^{27-30}$ and this resistance in the pristine state is much larger than the range of resistances obtained later after the forming. As the voltage increases beyond 0.3 V in the pristine state, the logarithmic scale $I$-$V$ curve transitions into a slope 2 region ($I \propto V^2$) for the voltage up to 0.6 V, which corresponds to a space-charge-limited conduction$^{27, 28}$. As the voltage is further increased, the current dramatically increases, corresponding to the forming of Cu filaments: that is, with the high enough positive voltage, the top Cu electrode is oxidized and the resulting Cu ions migrate to the bottom Au electrode, where Cu ions are reduced and deposited$^{29, 31}$; so the Cu filaments build up to bridge the Au and Cu electrodes. These Cu filaments are likely to form preferentially along the defective grain boundaries$^{32,33}$ (see Supplementary Fig. 4 for the image of example grain boundaries in an MOCVD-grown MoS$_2$ monolayer, obtained by a scanning transmission electron microscope (STEM) with high-angle annular dark-field imaging (HAADF)).

This is supported by our simulation based on the first-principle density functional theory, which shows that the diffusion through the crystalline part of the MoS$_2$ monolayer requires a much higher energy (~3.9 eV) than that through the grain boundaries (~0.3 eV) (Supplementary Fig. 5).

After the forming, the logarithmic scale $I$-$V$ curves for both the HRS and LRS clearly exhibit ohmic conduction slopes of ~1 with extracted resistances of ~180 $\Omega$ and ~50 $\Omega$, respectively. The
ohmic conduction observed in the HRS suggests that the Cu filaments may still bridge the top and bottom electrodes even in the HRS, while the overall cross-sectional area of the filaments—which reflects both the number of filaments and the cross-sectional area of each individual filament—may be smaller in the HRS. The LRS to HRS transition (reset) requires switching the voltage from positive to negative polarity, which collects the Cu atoms in the filaments back to the top Cu electrode, hence reducing the overall cross-sectional area of the Cu filaments. This is consistent with the observed bipolar switching (such bipolar switching with Cu filaments is well known in oxide-based memristive media with switching voltages of ~1 V). In fact, all 16 test devices with the Cu / MoS$_2$ double layer / Au structure consistently exhibited bipolar resistive switching.

As a control experiment to corroborate the forgoing resistive switching mechanism, we tested 8 devices with the structure of Au / MoS$_2$ double layer / Au. First, all of them consistently exhibited unipolar switching with their symmetric structure. Second, the set and reset voltages for these unipolar devices are ~1.2 V and 0.6 - 0.8 V, respectively (Supplementary Fig. 6), which are much larger than those of the bipolar devices (0.1 ~ 0.2 V). The unipolar devices are likely to be a VCM that forms the conductive channels based on sulfur vacancies: sulfur vacancies have much larger migration barrier and diffusion activation energy in MoS$_2$ as compared to those of Cu in MoS$_2$, which explains the larger set and reset voltages of the unipolar devices.

Four-point probe measurements provide further information about the memristive behavior of our bipolar device (Cu / MoS$_2$ double layer / Au). Four probes land on the four metallic pads as shown in Fig. 2a, where two pads are connected to the top electrode and the other two pads are connected to the bottom electrode. As illustrated in Figs. 2a and 2b, two probes are used to apply voltage $V$ across the memristive device and measure the resulting current $I$, whereas the other two probes are used to measure voltages $V_a$ and $V_b$ at the corresponding pad positions as shown in the figures. Then the total resistance $R_T$ between the top and bottom pads across which $V$ is applied, and the resistance $R_{2D}$ directly across the MoS$_2$ double layer, are given respectively by $R_T = V/I$ and $R_{2D} = (V_a-V_b)/I$. The results of this four-probe measurement for our Cu / MoS$_2$ double layer / Au structure (Figs. 2c and d)—whose essence is consistent across 8 four-probe tested devices (Supplementary Fig. 7)—reveal that $R_{2D}$ exhibits a clear hysteresis and $R_T$ simply follows this hysteresis, confirming that the memristive behavior does originate from the MoS$_2$ double layer region.

In contrast, as we perform the four-probe measurement for a vertical structure with Cu and Au electrodes but with a single MoS$_2$ monolayer (Figs. 2e and 2f), no appreciable hysteresis is observed in $R_{2D}$, which is also substantially smaller, nearing zero. In fact, 12 such single MoS$_2$ monolayer
devices tested with four-probe methods consistently exhibited no hysteresis in nearly zero $R_{2D}$ (Supplementary Fig. 7). This indicates that single MoS$_2$ monolayer does not give the memristive behavior but it rather shorts the top and bottom electrodes with current passing through the MoS$_2$ monolayer. Such pass through may result from defects and cracks introduced during transfer processes or metal deposition. On the other hand, the chance of the pass-through locations of each layer to overlap across two layers is small, hence making the memristive behavior possible with MoS$_2$ double layer.

As another control, we also fabricate and measure 12 MoS$_2$ triple-layer devices with top Cu and bottom Au electrodes (Supplementary Fig. 3). These triple-layer devices exhibit clear memristive behaviors like the double-layer MoS$_2$ devices, with similar HRS/LRS resistances and on/off ratios. On the other hand, while 15 out of the 16 double-layer MoS$_2$ memristors are forming free, all of the 12 triple-layer MoS$_2$ memristors require the forming process, as bridging top and bottom electrodes with filaments becomes increasingly more difficult with the growing number of layers. Similarly, the switching thresholds (~0.36 V for set and ~0.28 V for reset) of the triple-layer devices are overall larger than those (~0.22 V for set and ~0.14 V for reset) of the double-layer devices.

As seen earlier, our device manifests not only bipolar but also analog resistance switching, and thus it can serve as an artificial synapse. We first measure the depression and potentiation with DC voltage sweeps. As we repeat several times a positive-polarity voltage sweep in the range of 0 to 0.25 V, the device resistance gradually decreases from ~450 Ω to ~150 Ω (potentiation), but as we subsequently repeat several times a negative-polarity voltage sweep in the range of 0 to -0.15 V, the device resistance gradually decreases back to ~500 Ω from ~150 Ω (depression): see Figs. 3b and c. This experiment clearly shows again the existence of many internal resistive states—i.e., analog nature of the device—and bipolar switching (and the lack of unipolar behavior). For any given resistive state encountered in this experiment of Fig. 3b, every logarithmic scale $I$-$V$ curve shows an ohmic conduction with a slope of 1. This reconfirms our earlier notion that the bottom and top electrodes may be always connected with the Cu filaments, with the resistance of a given state being set by the overall cross-sectional area of the Cu filaments$^{35}$ (this is conceptually illustrated in Fig. 3a). We can cause the potentiation and depression in a pulsed mode experiment as well (Fig. 3d). For example, we apply a sequence of twenty negative pulses (pulse amplitude of -0.6 V, pulse duration of 1 ms) and subsequently a sequence of twenty positive pulses (pulse amplitude of 0.6 V, pulse duration of 1 ms), where the pulse-to-pulse time interval is ~5 s. The device resistance is measured after each pulse with a small read voltage of 10 mV. As expected
from the DC sweep experiment, the negative pulses gradually increase the device resistance (depression) and the positive pulses gradually decrease the device resistance (potentiation).

The foregoing experiment of Fig. 3 demonstrates artificial synaptic plasticity, an important component for neuromorphic circuits. We further study the synaptic plasticity in our device, this time, by demonstrating the STDP (Fig. 4). To this end, the top Cu and the bottom Au electrodes are driven respectively by two voltage signals, $V_{\text{post}}$ and $V_{\text{pre}}$, which we call post- and pre-synaptic pulses (Fig. 4a). We choose $V_{\text{post}}$ and $V_{\text{pre}}$ to have the same shape, linearly increasing from 0 to 0.175 V for a duration of 1 ms and then from -0.175 to 0 V for another duration of 1 ms, but they arrive generally at two different times $t_{\text{pre}}$ and $t_{\text{post}}$ with the time difference being $\Delta t = t_{\text{post}} - t_{\text{pre}}$. The voltage $V$ across the memristor is $V = V_{\text{post}} - V_{\text{pre}}$. This $V$ is illustrated in Fig. 4b for various values of $\Delta t$, and is compared to the estimated switching voltages ±0.175 V of the memristor under test, where we define $V_{\text{th}} = 0.175$ V. For $\Delta t < 0$, the positive part of $V$ is always smaller than $V_{\text{th}}$ while the negative part of $V$ can exceed $V_{\text{th}}$ in magnitude, so we ignore the former and consider only the latter, calling it $V_{\text{eff}}$ (so $V_{\text{eff}} < 0$ for $\Delta t < 0$). Likewise, for $\Delta t > 0$, the negative part of $V$ is always smaller than $V_{\text{th}}$ in magnitude while the positive part of $V$ can exceed $V_{\text{th}}$ so we consider only the latter as $V_{\text{eff}}$ (so $V_{\text{eff}} > 0$ for $\Delta t > 0$). Figure 4b shows that the amplitude of $V_{\text{eff}}$ increases with decreasing $|\Delta t|$.

Therefore, if the pre-synaptic pulse comes before the post-synaptic pulse ($\Delta t > 0$), the memristor is driven into the positive voltage polarity ($V_{\text{eff}} > 0$) and hence undergoes a potentiation. If the magnitude of this positive $\Delta t$ is smaller, the driving into the positive voltage polarity is stronger (because the amplitude of $V_{\text{eff}}$ is larger) and hence the degree of potentiation becomes stronger. Similarly, if the post-synaptic pulse comes before the pre-synaptic pulse ($\Delta t < 0$), the memristor is driven into the negative voltage polarity ($V_{\text{eff}} < 0$) and hence undergoes a depression. If the magnitude of this negative $\Delta t$ is smaller, the driving into the negative voltage polarity is stronger (because the amplitude of $V_{\text{eff}}$ is larger) and hence the degree of depression becomes stronger. In fact, these constitute STDP, which we have experimentally confirmed as shown in Fig. 4c. Each black dot for a given $\Delta t > 0$ represents a conductance change from the HRS after driving the memristor once with a pair of the pre/post synaptic pulses with the given $\Delta t$. Each black dot for a given $\Delta t < 0$ is obtained similarly but the conductance change for each given $\Delta t$ measured from the LRS. The change in the conductance versus $\Delta t$ on either positive and negative side can be fit with an exponential decay.
This demonstration of STDP combined with the low switching voltages of 0.1 ~ 0.2 V is promising for the application in neuromorphic circuits, as the synaptic learning rule and low power computation are some of the key ingredients of neuromorphic engineering. While the device current is relatively high with the relatively low HRS and LRS resistances of the memristors presented thus far with the crossbar area of $2 \times 2 \mu m^2$, this is a matter of scaling: we can readily increase the resistance by lessening the crossbar area, thus by reducing the number of Cu filaments. In fact, our measurement of three additional MoS$_2$ double-layer memristors with decreased crossbar areas ($1 \times 1 \mu m^2$, $0.5 \times 0.5 \mu m^2$, $0.1 \times 0.1 \mu m^2$) indeed supports the scaling (Supplementary Fig. 8), increasing the HRS and LRS resistances up to $\sim4$ G$\Omega$ and $\sim6$ k$\Omega$ with the large HRS/LRS resistance ratio. Since our individual device work was done by layer-by-layer stacking of large-area MOCVD-grown MoS$_2$ monolayers, it can now be readily scaled into a circuit-level work to build memory arrays as part of analog neural networks as well as neuromorphic circuits.
Figure 1. The Cu / MoS$_2$ double layer / Au memristor. (a) Optical image with the scale bar of 100 μm (left) and schematic illustration (right). In the optical image, two probe pads (orange) connect to the bottom Au electrode, while the other two probe pads (yellow) connect to the top Cu electrode. The memristor’s crossbar area is $2 \times 2$ μm$^2$. (b) Measured $I$-$V$ curve (DC sweep) of the memristor clearly shows the bipolar resistive switching with a set voltage at $\sim$0.25 V and a reset voltage at $\sim$−0.15 V. (c) The resistances of HRS and LRS through multiple DC $I$-$V$ sweeps. (d) Measured retention of various resistive states at room temperature (read voltage: 10 mV). (e) Logarithm scale $I$-$V$ curves for the pristine state before the forming occurs, and for the LRS and HRS states after the forming.
Figure 2. Four-point probe measurements. (a, b) Four probe measurement setup to measure total resistance $R_T$ and resistance $R_{2D}$ across MoS$_2$. (c, d) Measured $I-V$ curve of a Cu / MoS$_2$ double layer / Au memristor and measured $R_T$ and $R_{2D}$ as functions of voltage. (e, f) Measured $I-V$ curve of a Cu / MoS$_2$ monolayer / Au memristor and measured $R_T$ and $R_{2D}$ as functions of voltage.
Figure 3. Bipolar, analog switch as an artificial synapse. (a) The change of the resistance of the Cu / MoS$_2$ double layer / Au memristor is likely to originate from the cumulative area change of the Cu filaments. (b) Consecutive positive voltage sweeps continue to increase the conductance (potentiation, right) whereas consecutive negative voltage sweeps continue to decrease the conductance (depression, left). (c) The memristor resistance value after each voltage sweep, corresponding to part (b). Here the red dots are after the positive voltage sweeps, whereas the black dots are after the negative voltage sweeps. (d) Manipulation of the memristor resistance with positive and negative voltage pulses. In this measurement example, potentiation (red dot) is achieved with a positive pulse with an amplitude of 0.6 V and a duration of 1 ms, while depression (black dot) is achieved with a negative pulse with an amplitude of 0.6 V and a duration of 1 ms. The resistance after each pulse is measured with a small read voltage of 10 mV.
Figure 4. Demonstration of STDP. (a) Measurement setup. (b) Post-synaptic and pre-synaptic voltage pulses, $V_{\text{post}}$ and $V_{\text{pre}}$, applied at the top and bottom electrodes, and $V = V_{\text{post}} - V_{\text{pre}}$ across the memristor, for different values of $\Delta t$, the arrival time difference for the post- and pre-synaptic pulses. (c) STDP: the measured change of the memristor conductance (synaptic weight) as a function of $\Delta t$. 

$\Delta t < 0$, increase $|\Delta t|$ 

$\Delta t > 0$, increase $|\Delta t|$
ASSOCIATED CONTENT

Supporting Information

Photoluminescence and Raman spectra of MOCVD-grown monolayer MoS$_2$. Bipolar resistive switching of the Cu / MoS$_2$ double layer / Au structure. Comparison of Cu / MoS$_2$ double layer / Au devices (16 samples measured) and Cu / MoS$_2$ triple layer / Au devices (12 samples measured). STEM image of the grain boundaries in monolayer MoS$_2$, and simulation of the diffusion of Cu atoms through crystalline and grain boundaries of MoS$_2$ monolayer. Unipolar resistive switching of the Au / MoS$_2$ double layer / Au structure. Four-point probe measurements for 12 Cu / MoS$_2$ monolayer / Au devices vs. 8 Cu / MoS$_2$ double layer / Au devices. Scaling behavior of the Cu / MoS$_2$ double layer / Au memristor with the decreasing device area. This material is available free of charge via the Internet at http://pubs.acs.org.

Acknowledgements

The authors acknowledge the support by Samsung Electronics on the collaborative research for two-dimensional materials and their applications, and the support by the National Science Foundation STC Center for Integrated Quantum Materials under contract DMR-1231319. Device fabrication was performed in part at the Center for Nanoscale Systems at Harvard University.

REFERENCES